

# Analysis of Miller Op-Amp At 180nm Technology

Anisha Ganpati

School of Electronics & Electrical Engineering

Lovely Professional University

Jalandhar-144005 (Punjab), India

[anisha.24034@lpu.co.in](mailto:anisha.24034@lpu.co.in)

**Abstract-** Op-amps have wide range of applications and are the basic building block in many applications. As we know that most of the signals present in environment are analog signals and when these signals are fed as input signal, the noise which is present in that signal also gets amplified. Therefore op-amp should be designed in such a way that the noise margin should be high so that reliable amplification can be achieved. This paper shows the design analysis of conventional and Miller configuration of two stage Op-amps @ 180nm technology using Cadence Virtuoso and the results of both Op-amps are concluded.

**Keywords** — PSRR, Opamp, Phase margin, Gain margin, ICMR

## I. INTRODUCTION

Op-amps are used in many industrial and medical applications and that's why opamps are required which rejects the noise signal before amplification. Various research works are being done to achieve reliable and stable results[1-2]. Apart from stability and reliability, other parameters such as speed, power, gain, bandwidth, noise etc also plays a vital role in designing the Op-amp. Hence, designing of any Op-amp can be a challenging task.



Figure 1. Two –stage Differential amplifier

Operational amplifier plays an important role in signal systems and analog applications too. Therefore, it is essential that output of Op-amps must be stable and should be noise free. Stability of Op-amp is a major concern as if the output is not stable then the results will not be efficient and it keeps on oscillating. A desired step response is the one which reaches its final value quite early and therefore oscillations should be less which is only possible with high phase margin and therefore its phase margin should be atleast 45 degrees and practically 60 degrees. Phase margin and gain margin are the two parameters that defines the circuit's stability to a great extent. Difference of 180 degrees and the phase which is obtained at 0dB is PM.

## I. ANALYSIS OF CONVENTIONAL SINGLE-STAGE OP-AMP

Differential amplifier is the conventional op-amp. Schematic of the differential amplifier is shown in figure 1. W/L ratio of various transistors used in designing conventional single stage op-amp are compiled in table 1.



$$P2 = \frac{gm2}{C2} \tag{iii}$$

$$Z = \frac{gm2}{CC} \tag{iv}$$

$$DC\ Gain = gm1.R1.gm2.R2 \tag{v}$$

$$GBW = DC\ gain * P1$$

Now putting values of DC Gain and P1 from 5 and 2 to Equation (vi) therefore, GBW becomes

$$GBW = gm1/CC \tag{vi}$$

According to bode plot of the transfer function, dominant pole P2 will come after GBW. After putting values of poles, zero and DC gain in (i)

$$Vo/Vi = 4.7$$

**Calculations**

i). To calculate value of CC(Coupling capacitor): Phase margin plays important role in design specifications as discussed. Phase angle can be obtained using the equation which will be in terms of GBW.

$$Angle(Vo/Vi) = -\tan^{-1}(w/z) -\tan^{-1}(w/P1)-\tan^{-1}(w/P2) \tag{vii}$$

Now (w) is replaced by the value of GBW which is obtained in (vi) to find phase angle at GBW. Also assuming that Z(Zero) ≥ 10 GBW, therefore angle can be written as in equation (vii).

$$Angle(Vo/Vi) = -\tan^{-1}(1/10) -\tan^{-1}(gm1.R1.gm2.R2)-\tan^{-1}(gm1.CL/(CC.gm2)) \tag{viii}$$

Rewriting 4.9 in terms of ADC and GBW as mentioned in equation (ix)

$$Angle(Vo/Vi) = -\tan^{-1}(1/10) -\tan^{-1}(ADC)-\tan^{-1}(GBW/P2.) \tag{ix}$$

ADC is usually of large value. Therefore, tan<sup>-1</sup> of large value will be 90 degrees.

$$Angle (Vo/Vi)= -180+PM \tag{x}$$

Equating (ix) and (x) to get the value of P2

$$-180 + PM = -5.71 -90 -\tan^{-1} (GBW/P2)$$

$$PM = 180-5.71 -90 -\tan^{-1} (GBW/P2)$$

PM= 84.29 - tan<sup>-1</sup> (GBW/P2). Now assuming PM to be 90, value of P2 is obtained in 4.12

$$P2 = 2.2 \times GBW$$

$$gm2/CL = 2.2 \times GBW \tag{xi}$$

As assumption was made earlier Z ≥ 10 GBW . So, therefore

$$gm2/CC = 10(GBW)$$

Relation between CL and CC is written in (xii)

$$CC \geq 2.2 \times CL \tag{xii}$$

CL is chosen as 2pF since this is the typically value of the input capacitance of the probes of an oscilloscope.

Therefore value of CC is 4.4pF

ii).To calculate value of gm : First the design equations for this op-amp is established. The gain and GBW of the op-amp are assumed to be 60dB and 30MHz respectively as shown below.

Gain, ADC= gm.Rout =60dB

GBW=gm/CL=30MHz

CL=2pF,

Therefore value of gm=60μA/V. W/L ratio of CMOS transistors is compiled in Table 2 and proposed Schematic is shown in Figure 4.

Table 2. Specification of CMOS transistors of Miller Op-amp

Transistors	W/L ratio
M1,M2	3μm/500nm
M3,M4	7μm/500nm
M5	2μm/180nm
M6	87μm/500nm
M7,M8	18μm/300nm




Figure 4. Schematic of multiple stage Miller op-amp

### III. Results and Discussions

As the design analysis is discussed above and accordingly the simulations were performed using cadence virtuoso at 180nm technology. The phase margin and gain margin of conventional single stage amplifier is shown in Figure 5. As it is already discussed that phase and gain margin should be high to suppress maximum

noise and to have stable output and therefore design of miller two stage differential amplifier is proposed. Phase margin and gain margin of the proposed design is shown in Figure 6.




Figure 5. Phase and Gain of Conventional Op-amp




Figure 6. Phase and Gain of Miller op-amp

Table 3 Comparison of single-stage and two-stage op-amps.

Parameters	Conventional op-amp	Miller compensated op-amp

CMRR(dB)	39	77
Phase margin(Degrees)	89	89.06
Gain(dB)	36	43

#### IV. Conclusion

Keeping in notice that Opamp which are the building blocks of amplifiers which are used in ECG,EMG[8] etc should obtain a stable and noise free output. Hence, the proposed op-amp which is a TWO-STAGE SINGLE Miller op-amp has high gain and phase margin. Comparison of single and two-stage op-amps are made in Table 3. The entire design has been done in 180 nm TECHNOLOGY USING CADENCE TOOL. PROPOSED miller op-amp shows phase margin of 89degrees and gain of about 43dB. All results have been obtained using cadence virtuoso at 180nm technology.

#### REFERENCES

- [1] Amana, Y., "A Review paper on design and synthesis of two-Stage CMOS Op-Amp", IEEE International Journal of Advances in Engineering and Technology, 2(1): 677–688, 2012.
- [2] B. Blalock, P. Allen, and G. Rincon-Mora, "Designing 1-V op-amps using standard digital CMOS technology", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 7, pp. 769 – 780, July.1998.
- [3] G. Ferri and W. Sansen, "A 1.3V op/amp in standard 0.7 um CMOS with constant g and rail-to-rail input and output stages", in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, vol. 478, pp. 382 – 383, 1996.
- [4] Mahattanakul, J.; Chutichatuporn, J., "Design Procedure for Two-Stage CMOS Opamp With Flexible Noise-Power Balancing Scheme," Circuits and Systems I: Regular Papers, IEEE Transactions on , vol.52, no.8, pp. 1508- 1514, Aug. 2005
- [5] Mahattanakul, J.; , "Design procedure for two-stage CMOS operational amplifiers employing current buffer," Circuits and Systems II: Express Briefs, IEEE Transactions on , vol.52, no.11, pp. 766- 770, Nov. 2005.
- [6] Parihar, R.K.S. and G. Anu,"Design of a fully Differential two-Stage CMOS Op-Amp for high Gain high bandwidth applications", IEEE Journal of Microchip Technology Inc, 40(1): 32-38, 2009
- [7] S. Zhang, C. Zhu, J. K. O. Sin, and P. K. T. Mok, "A novel ultrathin elevated channel low-temperature poly-Si TFT," IEEE Electron Device Lett., vol. 20, pp. 569–571, Nov. 1999.
- [8] Suk, H.T. and Y. Wong, 2002, "Design and analysis of a high speed operational amplifier made by 60 nm gate-length MOSFETs", In the Proceedings of the 2002 2nd IEEE Conference on Nanotechnology, pp: 209-212
- [9] T. Lehmann and M. Cassia, "1-V power supply CMOS cascode amplifier," IEEE J. Solid-State Circuits, vol.36, no. 7, pp. 1082 – 1086, Jul. 2001.
- [10] T. Stockstad and H. Yoshizawa, "A 0.9 -V 0.5- A rail-to-rail CMOS operational amplifier," IEEE J. Solid -State Circuits, vol. 37, pp. 286 – 292, 2002.