

# Design of 4-Bit Flash ADC Using Static and Dynamic TIQ Comparator

Abhishek Kumar

School of Electronics and Electrical Engineering  
Lovely Professional University  
Punjab, India  
abkvjti@gmail.com

**Abstract**—In this work a high speed flash ADC based on threshold invert quantization (TIQ) comparator has been proposed. Unlike conventional ADC resistive ladder and comparator bank has been replaced by TIQ comparator which compares the varying input with in-built switching potential,  $2^n-1$  number of TIQ requires with different switching for n-bit ADC. 4-bit flash ADC has been implemented with static and dynamic TIQ; Different threshold of static TIQ is obtained by scaling the width of PMOS and NMOS individually while in dynamic TIQ input to each inverting stage acts as body voltage decide threshold voltage dynamically, threshold of TIQ is function of individual MOS width and body potential. Cadence Spectre based simulation result show that static TIQ should preferred for low power and dynamic TIQ for high speed.

**Keywords**—ADC; TIQ comparator; Body Bias; Encoding;

## I. INTRODUCTION

Flash ADC is considered as fastest of its type, but it suffers from large number of comparator and power hungry resistors. Resistive ladder set different reference voltage statically and compared with time varying signal, an n-bit flash ADC requires  $2^n-1$  number of comparator followed by encoder. A variable threshold voltage comparator based flash ADC discussed in [1] using scaling and body bias effect, with high conversion time. Resolution of ADC depends on minimum voltage has been approximated for one step, to have high resolution structure increases and result in high power consumption [2]. In this work flash ADC architecture investigated based on two different TIQ comparator (a) static TIQ- vary threshold voltage using scaling width of MOS and (b) dynamic TIQ - vary threshold voltage using body biasing[2]. Structure of paper is organized as follows section 2 describe the static and dynamic TIQ. Comparative simulation result of flash ADC with static and dynamic TIQ presented in section3 finally concluded in section4.

## II. TIQ COMPARATOR

### A. Static TIQ comparator

Fig1 presents static threshold invert quantization (TIQ) comparator. TIQ comparator is a cascaded structure of 2 CMOS inverter. First stage of TIQ sets the threshold of comparator and second stage is gain booster. Threshold voltage of comparator is decided by resistance offered by

PMOS and NMOS transistor. A TIQ comparator offers in built reference voltage to compare the varying input signal. Resistance ladder ADC requires resistance network of create different reference voltage result in high power requirement where 4-bit flash ADC used multiple TIQ comparators to have multiple references voltages. First inverter stage set different voltage level by changing the width, length is kept constant. Second stage of inverter increase gain and inserts the logic level [3].




Fig1 Static TIQ comparator

TIQ comparator exploits the usage of voltage transfer characteristic (VTC) curve to determine its threshold as reference, intersection point of input and output curves set its threshold voltage calculated from equation(1).

$$V_s = \frac{(V_{dd} - |V_{tp}|) \sqrt{(K_p / K_n)} + V_{tn}}{1 + \sqrt{(K_p / K_n)}} \quad (1)$$

Where  $V_{tp}$  and  $V_{tn}$  is the threshold of PMOS and NMOS, switching voltage of TIQ comparator strongly depends on width of MOS since  $K_p = \mu_p C_{ox} (W/L)_p$  and  $K_n = \mu_n C_{ox} (W/L)_n$ . By varying the width of each transistor different switching voltage obtained for individual TIQ. Firstly TIQ has been designed at  $W_p = W_n$ , Threshold increases by increasing  $W_p$  while  $W_n$  kept constant and threshold decreases by decreases by increases of  $W_n$  while  $W_p$  kept constant. In this work  $W_p$  ranges from 120nm to 30um,  $W_n$  is constant and  $W_n$  ranges from 120nm to 13.6m,  $W_p$  is constant. Fig 2 presents cadence spectre based parametric analysis of 16 TIQ has been performed for ramp input ranges from 0 to 1V.




Fig2 Switching voltages of TIQs

### B. Dynamic TIQ comparator

A dynamic TIQ utilizes body biasing effect in addition to decide its threshold. Input signal dynamically connected to body terminal of each MOS result in faster comparison. Threshold voltage of inverter is determined by equation(2) [4].

$$V_T = V_{T0} + \gamma \cdot \left( \sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|2\phi_F|} \right) \quad (2)$$

Where  $V_{T0}$  is threshold at zero substrate bias and  $\gamma$  is substrate bias coefficient. Threshold voltage depends on substrate bias too. Fig3 shows the dynamic TIQ; incorporates both scaling down of width and substrate bias for obtaining different switching voltage.




Fig3 Dynamic TIQ

A rising input increases the threshold of NMOS and decrease for PMOS, similarly falling input decrease the threshold of NMOS and increase for PMOS. Threshold voltage of TIQ is function of width of MOS devices and input signal. For dynamic TIQ  $W_p$  ranges from 120nm to 10um when  $W_n$  kept constant and  $W_n$  ranges from 120nm to 580nm,  $W_p$  is constant. A static TIQ comparator requires 87.47us to digitize the input while dynamic TIQ only takes 42.03us.

### III. FLASH ADC & SIMULATION RESULT

Flash DC in [1] interface diagram of 4-bit flash ADC, ADC requires comparator bank which compares the input signal with inbuilt switching voltage and an encoding circuit. A ramp signal is applied to 15 comparator in parallel, for minimum input peak lowest comparator compares with inbuilt switching voltage and produces  $T1=1$  and so on. Output array of comparators are known as thermometer code, multiplexer based encoding scheme developed in [5-8] has been utilized to convert in binary logic. Flash ADC [1] Cadence virtuoso schematic composer has

been used for designing at CMOS 90nm technology and spectre for result simulation, Transient analysis of ramp signal from 0 to 1V is applied to flash ADC based on static TIQ. Digital code has been correct obtained from 0 to 15. A comparative analysis of ADC based on static and dynamic TIQ has been listed in table1. Fig4 Simulation result of static TIQ based flash ADC Fig5 Simulation result of dynamic TIQ based flash ADC




Fig4 Simulation result of static TIQ based flash ADC




Fig5. Simulation result of dynamic TIQ based flash ADC

Table1  
static and  
ADC

|                    | Static TIQ<br>Flash<br>ADC | Dynamic<br>TIQ Flash<br>ADC | [1]    | [3]    |
|--------------------|----------------------------|-----------------------------|--------|--------|
| Power (W)          | 30.15u                     | 3.77m                       | 14.08u | 34.97u |
| Delay (s)          | 212.7u                     | 40.31u                      | 200u   | 230p   |
| PDP (J)            | 8.6n                       | 0.152n                      | 2.8n   | 8.04n  |
| Power<br>Supply(v) | 750m                       | 750m                        | 800m   | 1.8    |
| Technology<br>(nm) | 90                         | 90                          | 90     | 180    |

Comparison of  
dynamic flash

#### IV. CONCLUSION

The TIQ comparator is preferred due to its low power consumption but it suffers with large delay, in this work body biasing method used to enhance the comparison speed. Simulation result shows that a dynamic TIQ operates at more than double speed than dynamic but consumes high power due to more leakage. Power delay product of dynamic TIQ based flash ADC is less than 1/99th value of static TIQ based flash ADC.

#### References

- [1] R. Sireesha and A. Kumar, "Design of low power 0.8V Flash ADC using TIQ in 90nm technology" International conference on smart technologies and management for computing, communication, controls, energy and materials, pp.406-410, 6-8 May 2015.
- [2] James Lin, Ibuki Mano, Masaya Miyahara and Akira Matsuzawa. "Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product," IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol- 23, no. 8, pp. 1518-1527, Aug. 2015
- [3] Gulrej Ahmed and Rajendra kumar Baghel, "A variable threshold voltage CMOS comparator for flash analog to digital converter" International journal of computer application, vol-88, no 7, pp. 40-43, Feb. 2014.
- [4] Neil H.E. Weste, David Harris and Ayan Banerjee, "CMOS VLSI Design A circuits and system perspective", 3<sup>rd</sup> Edition, Pearson Education, 2005.
- [5] Sumit Khalapure, R.K.Siddharth, Y.B.Nithin Kumar, M.H. Vasantha., "Design of 5-Bit Flash ADC using multiple input standard cell gates for large input swing", IEEE computer society annual symposium on, pp. 585-588, July 2017.
- [6] Al-Ahsan Talukder and Md. Shamim Sarker, "A three bit threshold invert quantization based CMOS flash ADC" 4<sup>th</sup> International conference on advances in electrical engineering, pp 352-356, 28-30 Sept. 2017.
- [7] S. Marinaik Mayur, "Design of a novel multiplexer based thermometer to binary code converter for 4 bit flash ADC" 2<sup>nd</sup> IEEE international conference on recent trends in electronics, information & communication technology, 19-20 May 2017.
- [8] Behzad Razavi, "The flash ADC [a circuit for all sensors]" IEEE Solid State Circuits Mag., vol-9, issue 3, pp 9-11, 2017.