

Pull Up and Pull Down Network Base Design of Comparator with Adiabatic Logic

Komal Tomer¹, Anuj Singal², Kuldeep Singh³ and Hem Hirwani⁴

^{1,4}Department of Electronics and Communication Engineering, OITM, Hisar (Haryana)

^{2,3}Department of Electronics and Communication Engineering, GJUS&T, Hisar (Haryana)

ABSTRACT

This paper presents the design and analysis of Pure Double Tail Comparator & Pure Dynamic Comparator. The enhancement in energy in Power dissipation, and Delay is one of the major challenging issues in the field of VLSI design model. Therefore, the use of adiabatic logic offer significant Power Dissipation and Delay problem as compare to Pure Double Tail Comparator and Pure Dynamic Comparator. The Double Tail Comparator has been design with adiabatic logic and it is simulated. Partially adiabatic Logic design technique is used in this paper . Analysis is done on the basic of performance parameters, which are compared in the terms of Power Dissipation, and Delay. In this paper, we analyze the performance of Pure Double Tail Comparator (P-DTC) using with Adiabatic Double Tail Comparator (A-DTC) with the variation of frequency (GHz) and temperature (Degree Celsius). Simulation results reveals that the A-DTC is comparatively 90% more power efficient than Pull up and pull down network base design. Further, it also reduces the delay time.

Keywords: Adiabatic Logic, A-DTC, Power Dissipation, Delay Time.

1. INTRODUCTION

The comparator is one of the popular devices, which are used in electronics industry. In analog to Digital Converters (ADCs), comparator requires advanced speed and power efficiency. ADCs extensively used in several applications including fast serial links, datum storage system and advance speed measurement apparatus [1]. The commonly used ADCs are Flash ADC, Successive approximation converter, Sigma delta etc [2]. All these perform variant functions and have its own advantages and disadvantages [3]. Therefore, the functioning of these ADC is significantly relay on the type and several logic circuit used during the formation of these comparator circuit [4]. SAR type ADC comparator control the functioning of ADCs without intrinsic gain, fallacy correction. In ADC, comparator compares the differences between the two analog signals and provides a single output in the digital form [5]. It can be design by using of multiple parts like op-amp, diodes and transistors. Here Op-amp is completely suited for comparator utility because of its advanced input impediment and extensive open loop gain [6]. The comparator has several assiduity such as switching power regulators, data transfer and relaxation oscillator, BLDC operation motor and peak detector etc [7]. Designing of a low power consumption circuit is one of the main challenging issues in the field of VLSI design [8]. The adiabatic is a one of the best-suited technique to mitigate this issue [9]. The adiabatic logic works on charge recovery principle in which energy is re-use again instead of dissipation [10]. The use of adiabatic switching is to diminish energy loss through the charged/discharge cycles [11]. To reduce the power dissipation in adiabatic switching, all the nodes are charge/discharge at steady current [12]. The adiabatic are of two types fully adiabatic and partially adiabatic circuits (quasi-adiabatic circuits) [6]. There are so many adiabatic techniques are available in the literature like Positive Feedback Adiabatic Logic (PFAL), Clocked Adiabatic Logic (CAL), Efficient Charge Recovery Logic (ECRL), to provides energy saving and less power dissipation in the logic circuit [2]. Further, the available research literature reveals that the use of adiabatic logic in P-DTC is less explored to reduce the problem of power dissipation. Therefore, in this paper, we analyze a proposed A-DTC circuit with zero power dissipation and reduction in delay.

The rest of this paper has been organized as follows. Section 2 gives an summary of the design model of low power A-DTC. The simulation results are discussed in section 3 and conclusions are obtain in section 4.

2. DESIGN MODEL OF ADIABATIC DOUBLE TAIL COMPARATOR CIRCUIT (A-DLC)

In this section, we consider a Double Tail Comparator circuit using with adiabatic logic and block diagram of this circuit is shown in Fig. 1 below:




Fig. 1: Proposed Design Model of Adiabatic Double Tail Comparator

In above Fig. 1, When CLK=0, then M1 transistor is off, transistors M4-M5 are used for the logic of pre-charge nn and np nodes to V_{DD}, which in further allow transistor M6 and M9 to discharge path to ground. For the decision-making phase CLK signal is high of value V_{DD}, which allow transistor M1 and M2 to conduct on and transistor M4-M5 conduct off; which result in voltage at terminal nn and np to drop according to the function $I_{M1}/C_{nn(p)}$ and for peak values, differential voltage V_{nn(p)} will start developing. The comparatively performance analysis of P-DTC, A-DTC, P-DC and A-DC is shown in the next section.

3. RESULTS AND DISCUSSION

In this section, firstly the Power Dissipation (nW) performance of P-DTC, A-DTC, P-DC and A-DC is analyzed with respect to frequency (0 to 4 GHz). The simulation result is shown in Figure 2. Secondly, we analyze the Power Dissipation with respect to Temperature in Fig. 3. In the end, the V_{op} and V_{on} Delay performance of P-DTC, A-DTC, P-DC and A-DC is analyzed with respect to frequency and temperature, in Fig. 4 and Fig. 5 to Fig. 6 respectively.

3.1. POWER DISSIPATION VERSUS FREQUENCY.

Fig. 2 depicts the comparatively Power Dissipation performance of P-DTC, A-DTC, P-DC, A-DC, analyzed with respect to frequency (0 to 4 GHz). Here, the simulation results reveal that the highest Power Dissipation is observed in the P-DTC. However, the Power Dissipation becomes zero in the A-DTC, P-DC and A-DC. Further, it is also noticed that the Power Dissipation of this comparator is remain almost constant with variation in the Frequency.




Fig. 2: Power Dissipation (nW) versus Frequency (GHz) of P-DTC, A-DTC, P-DC and A-DC.

3.2. POWER DISSIPATION VERSUS TEMPERATURE.

Here, the Power Dissipation performance of P-DTC, A-DTC, P-DC and A-DC is analyzed with respect to Temperature. In the simulation results, the largest Power Dissipation is observed in P-DC at all temperature. However, it is decreases with increase in the value of temperature. Further, the best performance is observed in both A-DTC and A-DC case. Here, the Power Dissipation is remain almost constant to zero at temperature variation. Therefore, A-DTC and A-DC is more efficient than P-DTC and P-DC.




Fig. 4: Power Dissipation (nW) versus Temperature (Degree Celsius) of P-DTC, A-DTC, P-DC and A-DC.

3.3. VOP AND VON DELAY VERSUS FREQUENCY.

Here, the Vop and Von delay performance of P-DTC, A-DTC, P-DC and A-DC is analyzed with respect to frequency. Results in Fig. 5 shows that the both Vop and Von delay decrease with increases in the value of frequency. In addition, the least delay is observed in both A-DTC & A-DC and it reaches up to almost zero at 3.5 GHz frequency. Therefore, it is again concluded that A-DTC and A-DC is more efficient than the P-DTC and P-DC.




Fig. 5: Vop and Von Delay (ns) versus Frequency (GHz) of P-DTC, A-DTC, P-DC and A-DC.

3.4. Vop and Von Delay versus Temperature.

In Fig. 6 and Fig. 7, we analyze the Vop and Von delay performance of P-DTC, A-DTC, P-DC and A-DC with respect to temperature. Here, both Vop and Von delay remain almost constant with variation in temperature. Further, the least delay is observed in the A-DC. It is also concluded that the delay performance of A-DC is comparatively better than the A-DTC.




Fig. 6: Von Delay (ns) versus Temperatures (Degree Celsius) of P-DTC, A-DTC, P-DC and A- DC.




Fig. 7: Vop Delay (ns) versus Temperatures (Degree Celsius) of P-DTC, A-DTC, P-DC and A-DC.

4. CONCLUSION

For reducing Power Dissipation and Delay an alternative partially adiabatic logic design techniques is used. Which reduces the Power Dissipation and Delay as compare to Pure Double Tail Comparator & Pure Dynamic Comparator. It is clearly seen that our main focus is on Power Dissipation and Delay. The Power Dissipation is reduced to zero as compare to PDTC & PDC and the values of delay is also reduced to minimum. So it is clear from the results that Temperature (Degree Celsius) vs. Power Dissipation (nW) & Delay (ns) of Conventional Double Tail Comparator, Adiabatic Double Tail Comparator, Conventional Dynamic Comparator and Adiabatic Dynamic Comparator result is shown which prove that adiabatic circuits is more useful than pure circuits. Reduction in Power Dissipation and Delay in Adiabatic Double Tail Comparator, Adiabatic Dynamic Comparator, is more efficient than Pure Double Tail Comparator & Pure Dynamic Comparator.

REFERENCES

1. S. U. Ay, “ A sub-1 volt 10-bit supply boosted SAR ADC design in standard CMOS,” International Journal of Analog Integrated Circuits Signal Processing, vol. 66, no. 2, pp. 213-221, Feb 2011.
2. J. He S. Zhan, D. Chen, and R. J. Geiger, “Analyses of static and dynamic random offset voltages in dynamic comparator.” IEEE Transactions Circuits System. 1. Reg. Papers, vol. 56, no. 5, pp. 911-919, May 2009.
3. Arjun Mishra, Neha Singh, “Low Power Circuit Design Using Positive Feedback Adiabatic Logic (PFAL)”, International Journal of Science and Research (IJSR) ISSN (Online): 2319-7064, vol. 3, no. 6, pp. 43-45, 2014.
4. Yong Moon, Student Member and Deog-Kyon Jeong, Member, IEEE, “An Efficient Charge Recovery Logic Circuit”, IEEE Journal of Solid-State circuits, vol. 31, no. 4, pp. 514-522, 1996.
5. K. Takahashi, and M. Mizunuma, “Adiabatic dynamic CMOS logic circuit,” Electronics and Communications in Japan Part II, vol. 83, no. 5, pp. 50-58, April 2000[IEICE Trans. Electron., vol. J81-CII, no. 10, pp.810-817, Oct.1998].
6. Y. Ye and K. Roy, QSERL, “Quasi-static energy recovery logic,” IEEE Journal of Solid States Circuits, vol. 36, no. 2, pp. 239-248, Feb. 2001.
7. Choi, Abidi, “A 6b 1.3Gsample/s A/D converter in 0.35µm CMOS”, IEEE Journal of Solid-State Circuits, vol. 36, no. 12, pp. 1847-1858, Dec. 2001.

8. C. Donovan and M. P. Flynn, "A 'digital' 6-bit ADC in 0.25 μ m CMOS," IEEE Journal of Solid-State Circuits, vol. 37, no. 3, pp. 432-437, March 2002.
9. S. Upadhyay, R. A. Mishra, R. K. Nagaria, and S.P. Singh, "DFAL: Diode- Free Adiabatic Logic Circuits," ISRN Electronics, vol. 2013, Article ID 673601.
10. M. Kumar, S.K. Arya and S. Pandey, "An Energy –Efficient Full Adder design Based on Energy Recovery Gates and Multiplexer Architecture," IUP Journal of Electrical & Electronics Engineering, vol. 4, no. 1, pp. 21-30. Jan 2011.
11. S. Kim, C.H. Ziesler and M.C. Papaefthymiou, "Charge-recovery computing on silicon," IEEE Transactions in Computers, vol. 54, no. 6, pp. 651-659, June 2005.
12. Chan, C.-H., et al.: "A reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS". IEEE A-SSCC, Jeju, Korea, pp. 233-236, November 2011.